

FIGURE 1




FIGURE Z

SELECTASIE WITAGE EG. 25V VOOD DIGNTAL SUPPLY PAN




FIGURE 3




FIGURE 4




FIGURE 5

 \mathcal{E} Sinc #2e 6th order 2. Bismarck Sinc Decimation Chain Sinc #2d 5th order SINC 2 Sinc #2c 4th order Sinc #2b 4th order B Sinc #2a 4th order 17 bits **64KHz** SINC 1 FOA FOA 6008 Sinc #1a Sinc #1b 6th order 5th order ∞ → **2** ATAŒM

FIGURE 6

Fifth order decimate by 8:

$$H(z) = \left(\frac{1-z^{-4}}{1-z^{-1}}\right)^5$$

• 36 tap FIR filter. Half of the (symmetric) coefficients

			The familiant of the layinned to controlled	I TO TIME	nommice) a	ic) coemici	ents	
D ₀ =1	C=lu	h ₂ =15	h ₃ =35	0/=³q	$h_5 = 126$	$h_k = 210$	h,=:330 h,=490	_
P₀=690	$h_{10} = 926$	h,=1190	$h_{12} = 1470$	$h_{11} = 1750$	h,=2010	-	<u> </u>	_
				•				




FIGURE B

$$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{\epsilon}$$

Impulse Response:

$$y[n] = x[n] + 6 \cdot x[n-1] + 15 \cdot x[n-2] + 20 \cdot x[n-3] + 15 \cdot x[n-4] + 6 \cdot x[n-5] + x[n-6]$$

3. Bismarck Sinc1b Functional Diagram





FIGURE 10

Filter Name	System Function	I MPULSE RESPANSE (FILTER COEFFICIENTS)
Sinc2(a) Sinc2(b)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^4$	h[n] = [1 4 6 4 1]
Sinc2(c)	$H(z) = \left(\frac{1-z^{-3}}{1-z^{-1}}\right)^4$	$H(z) = \left(\frac{1-z^{-3}}{1-z^{-1}}\right)^4$ $ h[n] = [1 4 10 16 19 16 10 4 1]$
Sinc2(d)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right) = 0$	h[n] = [1 5 10 10 5 1]
Sinc2(e)	$H(z) = \left(\frac{1-z^{-2}}{1-z^{-1}}\right)^{6}$	h[n] = [1 6 15 20 15 6 1]

Sinc2(a) and Sinc2(b):



FICURE 12

The state of the last tree of the state of t

FIGURE 13A Sinc2(c):

Floure 13B Sinc2(d):


y[n] = x[n] +
$$5x[n-1] + 10x[n-2] + 10x[n-3] + 5x[n-4] + x[n-5]$$

= x[n] + $\frac{4x[n-1] + x[n-1]}{1} + \frac{8x[n-2] + 2x[n-2]}{1} + \frac{8x[n-3] + 2x[n-3]}{1} + \frac{4x[n-4] + x[n-4]}{1} + x[n-5]$


FIGURE 13C Sinc2(e):

y[n] = x[n] + 6x[n-1] + 15x[n-2] + 20x[n-3] + 15x[n-4] + 6x[n-5] + x[n-6] = x[n] +
$$\frac{1}{4}$$
x[n-1] + $\frac{1}{2}$ x[n-1] + $\frac{1}{1}$ x[n-2] - x[n-2] + $\frac{1}{1}$ x[n-3] + $\frac{1}{4}$ x[n-4] + $\frac{1}{4}$ x[n-5] + $\frac{1}{2}$ x[n-6]


Sinc2(a) and Sinc2(b):



Accumulate Phase (2 additions)



Output Phase (4 additions)
Figure 148



Accumulate Phase (5 additions)

FICURE 15A







FIGURE 15B

Sinc2(c):





Sinc2(e):







FIGURE 178






FIGURE 19B

Sinc2 Control-Datapath Architecture




FIGURE 20A




FIGURE 20B

Programming Procedure:

- 1. Select decimation rate.
- 2. Select required mini-sincs and associated Accumulate and Output subroutines.
- 3. Separate coefficients into form suitable for shift-add operations.
- 4. Check for overflow after each addition in the filter.
- 5. Perform necessary truncation to 24 bits and scaling of subsequent coefficients in mini-sincs.
- 6. Time multiplex Accumulate and Output Subroutines so that a maximum of 8 additions/subtractions are performed for each input from sincl.
- 7. Create code for RAM2 (Accumulate and Output Subroutines) in the form: [Coeff 1] [Src 1] [Src 2] [Dest] [Coeff2] [Done Subroutine]
- 8. Create code for RAM1 (Main Control code)
 [Line #] [Wait for new data] [Done program]




FIGURE 22





FIGURE 23



DSP Data Memory/Register Map




FIGURE 24A

FIGURE 24B




FIGURE 25




FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29




FIGURE 30A





FIGURE 30B

FIGURE 30cl	wire
F160.2E 30CZ	24 wires
FIGURE BOCZ	register
FIGURE 30C4	multiplexer
FIGURE 3065	tristate buffer
F160RE 30C6	inverter
FIGURE 30C7	exclusive or gate
FIGURE 30C8	+ adder
FIGURE 3009	* multiplier
FIGURE 30C/D	right shifter



State	Action	s During State	
S0	$D_0(D4_k) = D_4(D4_{k-1}) + D_3(D3_{k-1})$	Clear SUM	Load DINk
SI	$D_0(D3_k) = D_4(D3_{k-1}) + D_3(D2_{k-1})$	$SUM_k += D_0(D4_k) >> Shift4$	
S2	$D_0(D2_k) = D_4(D2_{k-1}) + D_3(D1_{k-1})$	$SUM_k += D_0(D3_k) >> Shift3$	
S3 .	$D_0(D1_k) = D_4(D1_{k-1}) + D_3(R_{k-1})$	$SUM_k += D_0(D2_k) >> Shift2$	
S4 ·		$SUM_k += D_0(D1_k) >> Shift1$	
S5	$D_0(R_k) = DIN_k +/- VREF$		

FIGURE 30FZ




FIGURE 30 GI

State		Actions During	State	
S0	Clear SUM	Clear C	Clear B	Clear A
SI				Load A <mem(d4<sub>k)</mem(d4<sub>
S2		·	Shift B <a(d4<sub>k)</a(d4<sub>	Load A <mem(d3<sub>k)</mem(d3<sub>
.S3	$SUM_k += B(D4_k) >> Shift4$	$C = B(D4_k) + A(D3_k)$	Shift B <a(d3<sub>k)</a(d3<sub>	Load A <mem(d2<sub>k)</mem(d2<sub>
S4			-	Store C>Mem(D4 _{k+1}
S5	$SUM_k += B(D3_k) >> Shift3$	$C = B(D3_k) + A(D2_k)$	Shift B <a(d2<sub>k)</a(d2<sub>	Load A <mem(d1<sub>k)</mem(d1<sub>
S6				Store C>Mem(D3 _{k+1}
S7	$SUM_k += B(D2_k) >> Shift2$	$C = B(D2_k) + A(D1_k)$	Shift B <a(d1<sub>k)</a(d1<sub>	Load A <mem(din<sub>k)</mem(din<sub>
S8				Store C>Mem(D2 _{k+1})
S9	$SUM_k += B(DI_k) >> ShiftI$	$C = B(D1_k) + A(DIN_k)$	Shift B <a(din<sub>k)</a(din<sub>	Load A <mem(vref< td=""></mem(vref<>
S10			Shift B <a(vref)< td=""><td>LoadReg A<c(temp)< td=""></c(temp)<></td></a(vref)<>	LoadReg A <c(temp)< td=""></c(temp)<>
S11		C = +/-B(VREF) + A(Temp)		, , , , , , , , , , , , , , , , , , ,
S12				Store C>Mem(DI _{k+1})

FIGURE 3062




FIGURE 30 HI

State		Actions During S	tate	
S0	Clear SUM	Load C < D4k		Load DINk
SI	$SUM_k += C(D4_k) >> Shift4$	Load C < D3k	$D4_{k+1} = C(D4_k) + D3_k$	
S2	$SUM_k += C(D3_k) >> Shift3$	Load C < D2k	$D3_{k+1} = C(D3_k) + D2_k$	
S3	$SUM_k += C(D2_k) >> Shift2$	Load C < Dlk	$D2_{k+1} = C(D2_k) + D1_k$	
S4	$SUM_k += C(D1_k) >> Shift1$	$C(Temp) = C(D1_k) + DIN_k$		
S5			$D1_{k+1} = C(Temp) +/- VREF$	

FIGURE 30HZ




FIGURE 31




FIGURE 32

Load DINk Write	Peedforward		Integration	Temp	Din	SUM	SUMSIGN	TEMP	S Bus	I Bus	Write I
### ### ### ### ### ### ### ### ### ##	0 SUM _k = D4 _k >>11 D4 _{k+1} = D4 _k + D3 _k + D4 _k >>9 + D4 _k >>7	D4 _{k+1} = D4 _k + D3 _k			Load DIN _k	Write			+D4>>7 +D4>>9 +D4>>11	£Q+	2
Write +D1>>4 +D1 -D2>>4 +D1 -D2>>7 -D2>>7 -D2>>7 -D1 +D1 +D1 -D1 -D1 -D1	SUM _k = SUM _k D3 _{k+1} = D3 _k + D2 _k + D3 _k >8 + D3 _k >>8 + D3 _k >>6 + D3 _k >6 + D3 _k >>6 + D3 _k >9 + D3 _k >>6 + D3 _k >6 + D3 _k >>6 + D3 _k >					Acc / Write			+D3>>4 +D3>>5 +D3>>8	+D2	D3
Write +D1 +DIN +DIN +DIN -D1 -D1 +FB	SUM _k = SUM _k D2 _{k+1} = D2 _k + D1 _k + D4 _{p>1} - D2 _{k>1} - D2 _{k>2} - D2 _{k>4}	D2 _{k+1} = D2 _k + D1 _k			·	Acc / Write	÷		-D2>>4 +D2>>1 -D2>>1	īq+	22
	SUM _k = SUM _k Di _{k+1} = Di _k + DiN _k + Di _k	• .		·		Acc/ Write	Write		1 <u>0</u> 1 <u>0</u> 1 <u>0</u>	NJQ+	DI
	Di _{k+1} = Di _{k+1} ' +/- VREF	Di _{k+1} = Di _{k+1} ' +/- VREF								£+	ΙΩ

HEX		Ç	. 17	P	3	0	0	0)								
H		051C 00BAAC	04D3 00\$2A1	048A 00909F	1469 000003	00000 6400	0000 0000	0000 0000	00000 0000								
٧	0	0	1	1	1	0	0	0	0								
* * W	-	0	0	-	1	0	0	0	0								Н
	2	1	0	1	0	0	0	0	0								
ິຕ	3	1	0	-	0	0	0	0	0								\Box
shift_s3	4	0	0	1	0	0	0	0	0								
셭	5	1	1	0	0	0	0	0	0								
	6	0	0	0	0	0	0	0	0								
	7	1	1	1	0	0	0	0	0						•		
21	80	0	0	0	0	0	0	0	0								
shift_s2	6	0	1	0	0	0	0	0	0								
석	1 0	1	0	0	0	0	0	0	0								
	1	0	0	0	0	0	0	0	0								
	1 2	0	0	1	0	0	0	0	0								
	1 3	1	0	0	0	0	0	0	0								
=	14	1	0	0	0	0	0	0	0								
shift_s1	1 5	1	1	1	0	0	0	0	0								
둫	1 6	0	0	0	0	0	0	0	0								
	1	0	0	0	0	0	0	0	0								
*	- 8	0	0	0	0	0	0	0	0								
	1	0	0	0	0	0	0	0	0								
_	2	0	0	0	0	0	0	0	0								
Ja D	7	0	0	0	0	0	0	0	0								
•	77	0	0	0	0	0	0	0	0								
	3.2	0	0	0	0	0	0	0	0								
8	4	0	1	0	1	1	0	0	0								
sbus_en	2 2	0	1	1	0	0	0	0	0								Ш
설	8	1	0	0	0	0	0	0	0								Ш
8	7	1	0	1	1	1	0	0	0				_				
lbar ca	8	1	-	0	0	1	0	0	0								
4	70	0	0	0	-		0	0	0			<u> </u>					
	60	0	_	0	1	_	<u> </u>	0	0		<u> </u>						
P. T.	- 3	<u> </u>	_	_	0	0	0	0	0	<u> </u>	_	_		<u> </u>	<u> </u>		
	24	二	0	0	<u> </u>	<u> </u>	<u> </u>	0	0		<u> </u>		<u> </u>		_	<u> </u>	
(-		<u></u>	0	0	<u>°</u>	0	°	0	0			<u> </u>		_		<u></u>	
S	4	二	_		-	0	0	0	0	_	_			_	Ŀ		\square
O	42	0	0	0	0	0	0	0	0								
0	m v	0	0	0	-	0	0	0	•	1		١.	1		ł	1	

FIGURE 34





Table 1: Legend

dout_diy0	data output bit, 0 delay
dout	data output bit, 0-63 clock delay
delay[5:0]	how many clocks (0-63) to delay output data dout_dly0
delay[5:4]	selects segment into which to direct dout_diy0
delay[3:0]	selects where to tap segment D to get dout

FIGURE 358

RSU & ADCinterface Clock Relationships with SYNC






Figure 37